scientific article; zbMATH DE number 5151941
From MaRDI portal
Publication:3436637
Recommendations
- A fully pipelined RLS-based array for channel equalization
- A Pipelined FFT Architecture for Real-Valued Signals
- Pipelining the adaptive decision feedback equalizer with zero latency
- A pipelined architecture for the multidimensional DFT
- Pipelined IIR filter architecture using pole-radius minimization
Cited in
(6)- High speed FPGA-based implementations of delayed-LMS filters
- Power efficient folding of pipelined LMS adaptive filters with applications to wireline digital communications
- A fully pipelined RLS-based array for channel equalization
- Pipelining the adaptive decision feedback equalizer with zero latency
- A Pipelined FFT Architecture for Real-Valued Signals
- scientific article; zbMATH DE number 1844660 (Why is no real title available?)
This page was built for publication:
Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q3436637)