scientific article; zbMATH DE number 5151941
From MaRDI portal
Publication:3436637
zbMATH Open1122.93057MaRDI QIDQ3436637FDOQ3436637
George-Othon A. Glentis, K. Georgoulakis
Publication date: 11 May 2007
Full work available at URL: https://eudml.org/doc/207811
Title of this publication is not available (Why is that?)
Recommendations
- A fully pipelined RLS-based array for channel equalization
- A Pipelined FFT Architecture for Real-Valued Signals
- Pipelining the adaptive decision feedback equalizer with zero latency
- A pipelined architecture for the multidimensional DFT
- Pipelined IIR filter architecture using pole-radius minimization
Adaptive control/observation systems (93C40) Discrete-time control/observation systems (93C55) Frequency-response methods in control theory (93C80)
Cited In (6)
- High speed FPGA-based implementations of delayed-LMS filters
- Title not available (Why is that?)
- A Pipelined FFT Architecture for Real-Valued Signals
- A fully pipelined RLS-based array for channel equalization
- Pipelining the adaptive decision feedback equalizer with zero latency
- Power efficient folding of pipelined LMS adaptive filters with applications to wireline digital communications
This page was built for publication:
Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q3436637)