A Pipelined FFT Architecture for Real-Valued Signals

DOI10.1109/TCSI.2009.2017125MaRDI QIDQ5010862zbMATH OpenFDO

Authors Mario Garrido, Jesús Grajal, Keshab K. Parhi

Publication date 26 August 2021

Published in IEEE Transactions on Circuits and Systems I: Regular Papers (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1109/TCSI.2009.2017125

Mathematics Subject Classification ID

Numerical methods for discrete and fast Fourier transforms (65T50) Numerical algorithms for specific classes of architectures (65Y10) Signal theory (characterization, reconstruction, filtering, etc.) (94A12)

Recommendations

• A pipelined architecture for the multidimensional DFT
• FFT Architectures for Real-Valued Signals Based on Radix-$2^{3}$ and Radix-$2^{4}$ Algorithms
• scientific article; zbMATH DE number 5151941
• Scalable FFT processors and pipelined butterfly units
• Efficient VLSI Architecture for Decimation-in-Time Fast Fourier Transform of Real-Valued Data
• Computationally efficient methods for analysis and synthesis of real signals using FFT and IFFT

Cited in

(2)

• scientific article; zbMATH DE number 5151941 (Why is no real title available?)
• An architecture for the realization of a system for time-frequency signal analysis

This page was built for publication: A Pipelined FFT Architecture for Real-Valued Signals

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q5010862)