A local-sparing design methodology for fault-tolerant multiprocessors
From MaRDI portal
Publication:1388972
DOI10.1016/S0898-1221(97)00217-4zbMath0899.68013MaRDI QIDQ1388972
Publication date: 11 June 1998
Published in: Computers \& Mathematics with Applications (Search for Journal in Brave)
Cites Work
- Unnamed Item
- Unnamed Item
- Unnamed Item
- Unnamed Item
- Optimal computation of prefix sums on a binary tree of processors
- Designing fault-tolerant systems using automorphisms
- Reconfigurable Tree Architectures Using Subtree Oriented Fault Tolerance
- Parallel Matrix and Graph Algorithms
- Parallel permutation and sorting algorithms and a new generalized connection network
- A Graph Model for Fault-Tolerant Computing Systems
- The Indirect Binary n-Cube Microprocessor Array
- Wildcard dimensions, coding theory and fault-tolerant meshes and hypercubes
- Optimization of Reduced Dependencies for Synchronous Sequential Machines
This page was built for publication: A local-sparing design methodology for fault-tolerant multiprocessors