Exploiting deterministic TPG for path delay testing

DOI10.1007/BF02950411zbMATH Open0961.68114OpenAlexW2061983402MaRDI QIDQ1587342FDOQ1587342

Paul Y. S. Cheung, Xiaowei Li

Publication date: 20 November 2000

Published in: Journal of Computer Science and Technology (Search for Journal in Brave)

Full work available at URL: https://doi.org/10.1007/bf02950411

zbMATH Keywords

linear feedback shift registertest pattern generatorpath delay faults

Mathematics Subject Classification ID

Pattern recognition, speech recognition (68T10)

Cites Work

• BIST test pattern generators for two-pattern testing-theory and design algorithms

Cited In (1)

• A loop-based apparatus for at-speed self-testing

Recommendations

• Title not available (Why is that?) 👍 👎
• Test generation for path delay faults using binary decision diagrams 👍 👎
• BIST test pattern generators for two-pattern testing-theory and design algorithms 👍 👎
• Constructing a sequence detecting robustly testable path delay faults in sequential circuits 👍 👎
• On the number of tests to detect all path delay faults in combinational logic circuits 👍 👎

This page was built for publication: Exploiting deterministic TPG for path delay testing

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q1587342)