Design and power analysis of an ultra-high speed fault-tolerant full-adder cell in quantum-dot cellular automata

DOI10.1007/S10773-022-05013-0MaRDI QIDQ2113973zbMATH OpenOpenAlexFDO

Authors Milad Bagherian Khosroshahy, Alireza Abdoli, Amir Masoud Rahmani

Publication date 14 March 2022

Published in International Journal of Theoretical Physics (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1007/s10773-022-05013-0

zbMATH Keywords

fault tolerancequantum-dot cellular automataarithmetic computingenergy dissipation analysisfull-adder designsingle-layer circuit design

Mathematics Subject Classification ID

Quantum computation (81P68) Reliability, testing and fault tolerance of networks and computer systems (68M15) Cellular automata (computational aspects) (68Q80) Network design and communication in computer systems (68M10) Quantum dots, waveguides, ratchets, etc. (81Q37)

Recommendations

• Robust coplanar full adder based on novel inverter in quantum cellular automata
• Modular design of ultra-efficient reversible full adder-subtractor in QCA with power dissipation analysis
• A power-efficient single layer full adder design in field-coupled QCA nanocomputing
• Robust multiplexer design and analysis using quantum dot cellular automata
• Toward efficient design of reversible logic gates in quantum-dot cellular automata with power dissipation analysis

Cited in

(16)

• Design and evaluation of a carbon nanotube-based programmable architecture
• Quantum-dot cellular automata based digital logic circuits: a design perspective
• Design of a fault-tolerant reversible control unit in molecular quantum-dot cellular automata
• Modular design of ultra-efficient reversible full adder-subtractor in QCA with power dissipation analysis
• Robust coplanar full adder based on novel inverter in quantum cellular automata
• Robust multiplexer design and analysis using quantum dot cellular automata
• A novel full adder/subtractor in quantum-dot cellular automata
• Minority Gate Oriented Logic Design with Quantum-Dot Cellular Automata
• Modular adder designs using optimal reversible and fault tolerant gates in field-coupled QCA nanocomputing
• Toward efficient design of reversible logic gates in quantum-dot cellular automata with power dissipation analysis
• A three-layer full adder/subtractor structure in quantum-dot cellular automata
• Fault-tolerant design of a shift register at the nanoscale based on quantum-dot cellular automata
• Design and simulation of modular \(2^n\) to 1 quantum-dot cellular automata (QCA) multiplexers
• Design of a two-bit-per-cell content addressable memory using singe-electron transistors
• A coplanar XOR using NAND-NOR-inverter and five-input majority voter in quantum-dot cellular automata technology
• Fast quantum-dot cellular automata adder/subtractor using novel fault tolerant exclusive-or gate and full adder

Describes a project that uses

Uses Software

• QCAPro
• QCADesigner

This page was built for publication: Design and power analysis of an ultra-high speed fault-tolerant full-adder cell in quantum-dot cellular automata

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q2113973)