Robust H₂ approach for digital correction of cascaded sigma delta modulators
From MaRDI portal
Publication:2481768
Recommendations
- A Rigorous Approach to the Robust Design of Continuous-Time $\Sigma\Delta$ Modulators
- On the robustness of single-loop sigma-delta modulation
- On second-order sigma-delta modulators
- Hardware Reduction in Digital Delta-Sigma Modulators via Bus-Splitting and Error Masking—Part II: Non-Constant Input
- A $\Sigma \Delta$-FIR-DAC for Multi-Bit $\Sigma \Delta$ Modulators
- Hybrid /spl Sigma//spl Delta/ modulators with adaptive calibration
- scientific article; zbMATH DE number 6785979
- Digital Calibration of Capacitor Mismatch in Sigma-Delta Modulators
- Stable High-Order Delta–Sigma Digital-to-Analog Converters
Cited in
(7)- A novel sigma-delta modulator with fractional-order digital loop integrator
- Digital compensation in IQ modulator using \(H_{\infty}\) optimization -- a state-space approach
- Poles and zeros of bandpass filters for high‐performance sigma‐delta modulators
- Hardware Reduction in Digital Delta-Sigma Modulators via Bus-Splitting and Error Masking—Part II: Non-Constant Input
- An optimization framework for the design of noise shaping loop filters with improved stability properties
- A control-theoretic approach for efficient design of Filters in DAC and digital audio amplifiers
- Description of a 2-bit adaptive sigma-delta modulation system with minimized idle tones
This page was built for publication: Robust \(H_{2}\) approach for digital correction of cascaded sigma delta modulators
Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q2481768)
