Applications of modular summation codes to concurrent error detection systems for combinational Boolean circuits
From MaRDI portal
Publication:268671
DOI10.1134/S0005117915100112zbMATH Open1339.94104OpenAlexW2285635115MaRDI QIDQ268671FDOQ268671
Authors: D. V. Efanov, V. V. Sapozhnikov, Vl. V. Sapozhnikov
Publication date: 15 April 2016
Published in: Automation and Remote Control (Search for Journal in Brave)
Full work available at URL: https://doi.org/10.1134/s0005117915100112
Recommendations
- On codes with summation of data bits in concurrent error detection systems
- Sum codes with efficient detection of twofold errors for organization of concurrent error-detection systems of logical devices
- New structures of the concurrent error detection systems for logic circuits
- A modified summation code for organizing control of combinatorial circuits
- Checking of combinational circuits basing on modification sum codes
Fault detection; testing in circuits and networks (94C12) Synchronization error-correcting codes (94B50)
Cites Work
- Synthesis of self-checking checkers for codes with addition
- Study of combinational self-checking devices with independent and monotonic independent outputs
- Design of built-in self-checking monotoring circuits of combinatorial devices
- Construction of combinational self-checking devices with monotonically independent outputs
- A note on error detection codes for asymmetric channels
- Systematic Unidirectional Error-Detecting Codes
- Summation codes for organization of control of combinational circuits
- Code Design for Dependable Systems
- On summation code properties in functional control circuits
Cited In (8)
- Title not available (Why is that?)
- New structures of the concurrent error detection systems for logic circuits
- Sum codes with efficient detection of twofold errors for organization of concurrent error-detection systems of logical devices
- Sum codes with fixed values of multiplicities for detectable unidirectional and asymmetrical errors for technical diagnostics of discrete systems
- On codes with summation of data bits in concurrent error detection systems
- Title not available (Why is that?)
- Conditions for detecting a logical element fault in a combination device under concurrent checking based on Berger's code
- A modified summation code for organizing control of combinatorial circuits
This page was built for publication: Applications of modular summation codes to concurrent error detection systems for combinational Boolean circuits
Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q268671)