Low-delay parallel architecture for fractal image compression

DOI10.1007/S00034-015-0088-3MaRDI QIDQ308069zbMATH OpenOpenAlexFDO

Authors Mamata Panigrahy, Indrajit Chakrabarti, A. S. Dhar

Publication date 5 September 2016

Published in Circuits, Systems, and Signal Processing (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1007/s00034-015-0088-3

zbMATH Keywords

FPGAfractal image compressionisometric transformationparallel architectureSAD

Mathematics Subject Classification ID

Image processing (compression, reconstruction, etc.) in information and communication theory (94A08)

Recommendations

• An efficient parallel algorithm for hexagonal-based fractal image compression
• An FPGA-based design for an image compressor
• scientific article; zbMATH DE number 5199022
• Algorithms for Fractal Image Compression on Massively Parallel SIMD Arrays
• Design and performance of a pixel-level pipelined-parallel architecture for high speed wavelet-based image compression

Cites work

• scientific article; zbMATH DE number 719757 (Why is no real title available?)
• scientific article; zbMATH DE number 1031267 (Why is no real title available?)
• Fast fractal image compression using spatial correlation
• Image compression: A study of the iterated transform method
• Iterated function systems and the global construction of fractals

Cited in

(5)

• A JPEG chip for image compression and decompression
• A high performance EBCOT coding and its VLSI architecture
• scientific article; zbMATH DE number 5199022 (Why is no real title available?)
• An FPGA-based design for an image compressor
• Parallel, pipelined and folded architectures for computation of 1-D and 2-D DCT in image and video codec

This page was built for publication: Low-delay parallel architecture for fractal image compression

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q308069)