Systematic serialisation of array-based architectures
From MaRDI portal
Publication:3136228
Recommendations
- A unifying lattice-based approach for the partitioning of systolic arrays via LPGS and LSGP
- Partitioning of processor arrays: a piecewise regular approach
- Design of processor arrays for reconfigurable architectures
- Generating function and equivalent transformation for systolic arrays
- Designing arithmetic circuits by refinement in Ruby
This page was built for publication: Systematic serialisation of array-based architectures
Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q3136228)