Systematic serialisation of array-based architectures

DOI10.1016/0167-9260(93)90014-4zbMATH Open0777.68030OpenAlexW2041485136MaRDI QIDQ3136228FDOQ3136228

Authors: W. W. C. Luk 

Publication date: 20 December 1993

Published in: Integration (Search for Journal in Brave)

Full work available at URL: https://doi.org/10.1016/0167-9260(93)90014-4

Recommendations

• A unifying lattice-based approach for the partitioning of systolic arrays via LPGS and LSGP
• Partitioning of processor arrays: a piecewise regular approach
• Design of processor arrays for reconfigurable architectures
• Generating function and equivalent transformation for systolic arrays
• Designing arithmetic circuits by refinement in Ruby

zbMATH Keywords

systolic arraysRubycorrectness-preserving transformationsserialisationparametrised design

Mathematics Subject Classification ID

Theory of programming languages (68N15) Computer system organization (68M99)

This page was built for publication: Systematic serialisation of array-based architectures

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q3136228)