Partitioning of processor arrays: a piecewise regular approach
From MaRDI portal
Publication:3136229
Recommendations
- Partitioning and Mapping Algorithms into Fixed Size Systolic Arrays
- scientific article; zbMATH DE number 2079653
- Partitioning processor arrays under resource constraints
- scientific article; zbMATH DE number 4094822
- A unifying lattice-based approach for the partitioning of systolic arrays via LPGS and LSGP
Cited in
(28)- COMBINING BACKGROUND MEMORY MANAGEMENT AND REGULAR ARRAY CO-PARTITIONING, ILLUSTRATED ON A FULL MOTION ESTIMATION KERNEL
- Automatic array partitioning based on the Smith normal form
- EFFICIENT MAPPING REDUCTIONS USING ISO-PLANES ON THE POLYTOPE MODEL
- On the complexity of assembly partitioning
- Partitioning a set of vectors with integer coordinates by means of logical hardware
- scientific article; zbMATH DE number 2079653 (Why is no real title available?)
- Generalized multipartitioning of multi-dimensional arrays for parallelizing line-sweep compu\-ta\-tions.
- scientific article; zbMATH DE number 1314572 (Why is no real title available?)
- scientific article; zbMATH DE number 2040836 (Why is no real title available?)
- A Systematically Designed Binary Array Processor
- New conception and algorithm of allocation mapping for processor arrays implemented into multi-context FPGA devices
- scientific article; zbMATH DE number 4094822 (Why is no real title available?)
- scientific article; zbMATH DE number 125141 (Why is no real title available?)
- Partitioning program to cadres for computers with dynamically reconfigurable pipeline
- scientific article; zbMATH DE number 1192974 (Why is no real title available?)
- Resource-constrained scheduling of partitioned algorithms on processor arrays
- Systematic serialisation of array-based architectures
- scientific article; zbMATH DE number 139974 (Why is no real title available?)
- Advanced Regular Array Design
- A reindexing based approach towards mapping of DAG with affine schedules onto parallel embedded systems
- Design of processor arrays for reconfigurable architectures
- The mapping of two-dimensional array processors to one-dimensional processors
- Implementation of folding transformations on linear VSLI processor arrays
- scientific article; zbMATH DE number 1190794 (Why is no real title available?)
- Mapping Homogeneous Graphs on Linear Arrays
- Design of space-optimal regular arrays for algorithms with linear schedules
- scientific article; zbMATH DE number 125178 (Why is no real title available?)
- Optimal folding of data flow graphs based on finite projective geometry using vector space partitioning
This page was built for publication: Partitioning of processor arrays: a piecewise regular approach
Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q3136229)