Jürgen Teich

From MaRDI portal
Person:207994

Available identifiers

zbMath Open teich.jurgenDBLPt/JurgenTeichWikidataQ62729152 ScholiaQ62729152MaRDI QIDQ207994

List of research outcomes





PublicationDate of PublicationType
https://portal.mardi4nfdi.de/entity/Q50891142022-07-18Paper
Optimal Free-Space Management and Routing-Conscious Dynamic Placement for Reconfigurable Devices2018-06-12Paper
A new time-independent reliability importance measure2016-10-07Paper
Extending partial suborders2016-07-01Paper
Digital hardware/software-systems. Specification and verification.2010-01-21Paper
Solving Multi-objective Pseudo-Boolean Problems2009-03-10Paper
Symbolic model checking of actor-oriented high-level SystemC models with interval diagrams2008-10-17Paper
https://portal.mardi4nfdi.de/entity/Q35289202008-10-17Paper
Semi-automatic generation of mixed hardware/software prototypes from Simulink models2008-10-17Paper
Higher‐Dimensional Packing with Order Constraints2007-11-16Paper
Digitale Hardware/Software-Systeme2007-04-10Paper
Analysis of dataflow programs with interval-limited data-rates2006-10-25Paper
Evolutionary Multi-Criterion Optimization2005-11-30Paper
https://portal.mardi4nfdi.de/entity/Q57016222005-11-04Paper
Design and implementation of digital linear control systems on reconfigurable hardware2004-11-19Paper
https://portal.mardi4nfdi.de/entity/Q44716882004-07-30Paper
https://portal.mardi4nfdi.de/entity/Q44716772004-07-30Paper
https://portal.mardi4nfdi.de/entity/Q44716892004-07-30Paper
Automatic synthesis of FPGA processor arrays from loop algorithms2004-03-15Paper
https://portal.mardi4nfdi.de/entity/Q44242882003-09-04Paper
https://portal.mardi4nfdi.de/entity/Q44242932003-09-04Paper
https://portal.mardi4nfdi.de/entity/Q47785642002-11-18Paper
https://portal.mardi4nfdi.de/entity/Q47786182002-11-18Paper
Optimization of dynamic hardware reconfigurations2002-07-22Paper
https://portal.mardi4nfdi.de/entity/Q27537132001-11-11Paper
REGULAR STATE MACHINES2001-01-31Paper
Multidimensional exploration of software implementations for DSP algorithms2000-05-07Paper
Partitioning processor arrays under resource constraints1997-12-17Paper
https://portal.mardi4nfdi.de/entity/Q43673041997-11-26Paper
Partitioning of processor arrays: a piecewise regular approach1993-10-17Paper

Research outcomes over time

This page was built for person: Jürgen Teich