Jürgen Teich

Available identifiers

zbMath Open teich.jurgenDBLPt/JurgenTeichWikidataQ62729152 ScholiaQ62729152MaRDI QIDQ207994

List of research outcomes

Publication	Date of Publication	Type
https://portal.mardi4nfdi.de/entity/Q5089114	2022-07-18	Paper
Optimal Free-Space Management and Routing-Conscious Dynamic Placement for Reconfigurable Devices	2018-06-12	Paper
A new time-independent reliability importance measure	2016-10-07	Paper
Extending partial suborders	2016-07-01	Paper
Digital hardware/software-systems. Specification and verification.	2010-01-21	Paper
Solving Multi-objective Pseudo-Boolean Problems	2009-03-10	Paper
Symbolic model checking of actor-oriented high-level SystemC models with interval diagrams	2008-10-17	Paper
https://portal.mardi4nfdi.de/entity/Q3528920	2008-10-17	Paper
Semi-automatic generation of mixed hardware/software prototypes from Simulink models	2008-10-17	Paper
Higher‐Dimensional Packing with Order Constraints	2007-11-16	Paper
Digitale Hardware/Software-Systeme	2007-04-10	Paper
Analysis of dataflow programs with interval-limited data-rates	2006-10-25	Paper
Evolutionary Multi-Criterion Optimization	2005-11-30	Paper
https://portal.mardi4nfdi.de/entity/Q5701622	2005-11-04	Paper
Design and implementation of digital linear control systems on reconfigurable hardware	2004-11-19	Paper
https://portal.mardi4nfdi.de/entity/Q4471688	2004-07-30	Paper
https://portal.mardi4nfdi.de/entity/Q4471677	2004-07-30	Paper
https://portal.mardi4nfdi.de/entity/Q4471689	2004-07-30	Paper
Automatic synthesis of FPGA processor arrays from loop algorithms	2004-03-15	Paper
https://portal.mardi4nfdi.de/entity/Q4424288	2003-09-04	Paper
https://portal.mardi4nfdi.de/entity/Q4424293	2003-09-04	Paper
https://portal.mardi4nfdi.de/entity/Q4778564	2002-11-18	Paper
https://portal.mardi4nfdi.de/entity/Q4778618	2002-11-18	Paper
Optimization of dynamic hardware reconfigurations	2002-07-22	Paper
https://portal.mardi4nfdi.de/entity/Q2753713	2001-11-11	Paper
REGULAR STATE MACHINES	2001-01-31	Paper
Multidimensional exploration of software implementations for DSP algorithms	2000-05-07	Paper
Partitioning processor arrays under resource constraints	1997-12-17	Paper
https://portal.mardi4nfdi.de/entity/Q4367304	1997-11-26	Paper
Partitioning of processor arrays: a piecewise regular approach	1993-10-17	Paper

Research outcomes over time

This page was built for person: Jürgen Teich