Refinement based techniques for mapping nested loop algorithms onto linear systolic arrays

DOI10.1016/0167-9260(93)90011-ZMaRDI QIDQ3136231zbMATH OpenFDO

Authors Ravi Varadarajan, B. Ravichandran

Publication date 23 January 1994

Published in Integration (Search for Journal in Brave)

zbMATH Keywords

refinementlinear transformationsystolic arraysnested loopuniform recurrences

Mathematics Subject Classification ID

Distributed algorithms (68W15)

Recommendations

• Synthesizing linear array algorithms from nested FOR loop algorithms
• Partitioning and Mapping Algorithms into Fixed Size Systolic Arrays
• EFFICIENT MAPPING REDUCTIONS USING ISO-PLANES ON THE POLYTOPE MODEL
• Mapping uniform loop nests onto distributed memory architectures
• A methodology for algorithm regularization and mapping into time-optimal VLSI arrays

Cited in

(3)

• Synthesizing linear array algorithms from nested FOR loop algorithms
• New structure for rolling mapping.
• Mirroring: a technique for pipelining semi-systolic and systolic arrays

This page was built for publication: Refinement based techniques for mapping nested loop algorithms onto linear systolic arrays

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q3136231)