A model of sequential computation with Pipelined access to memory
From MaRDI portal
Publication:3142000
Recommendations
Cites work
Cited in
(6)- Algorithms for parallel memory. II: Hierarchical multilevel memories
- A new model for large memories
- Bicriteria data compression
- Modeling of priorityless processing in an interleaved memory with a perfectly informed processor
- Exploiting locality in LT-RAM computations
- Computing with pipelined block transfer
This page was built for publication: A model of sequential computation with Pipelined access to memory
Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q3142000)