Analytical drain current model for nanoscale strained‐Si/SiGe MOSFETs
From MaRDI portal
Publication:3183291
DOI10.1108/03321640910929263zbMATH Open1176.78014OpenAlexW2026506600MaRDI QIDQ3183291FDOQ3183291
Authors: Himanshu Batwani, Mayank Gaur, M. Jagadesh Kumar
Publication date: 19 October 2009
Published in: COMPEL: The International Journal for Computation and Mathematics in Electrical and Electronic Engineering (Search for Journal in Brave)
Full work available at URL: https://doi.org/10.1108/03321640910929263
Recommendations
- Examining Performance Enhancement of p-Channel Strained-SiGe MOSFET Devices
- A rigorous carrier-based analytic model for undoped ultra-thin-body silicon-on-insulator (UTB-SOI) MOSFETs
- A complete analytic surface potential-based core model for intrinsic nanowire surrounding-gate MOSFETs
- Compact modeling of symmetrical double-gate MOSFETs including carrier confinement and short-channel effects
- An analytical subthreshold current model for ballistic quantum-wire double-gate MOS transistors
Cited In (2)
This page was built for publication: Analytical drain current model for nanoscale strained‐Si/SiGe MOSFETs
Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q3183291)