Pipeline and Parallel-Pipeline FFT Processors for VLSI Implementations
From MaRDI portal
Publication:3309053
DOI10.1109/TC.1984.1676458zbMath0528.68019OpenAlexW1900969659MaRDI QIDQ3309053
Alvin M. Despain, Erling H. Wold
Publication date: 1984
Published in: IEEE Transactions on Computers (Search for Journal in Brave)
Full work available at URL: https://doi.org/10.1109/tc.1984.1676458
integrated circuitsfast Fourier transformsignal processingparallel processorsCORDICpipeline processors
Related Items (5)
Array resolutions of linear maps ⋮ Une méthodologie du calcul hardware des fonctions élémentaires ⋮ Implementation of a multi-band pulsed-OFDM transceiver ⋮ Scalable FFT processors and pipelined butterfly units ⋮ Nonplanar switchable arrays
This page was built for publication: Pipeline and Parallel-Pipeline FFT Processors for VLSI Implementations