Modular Matrix Multiplication on a Linear Array
From MaRDI portal
Publication:3334071
DOI10.1109/TC.1984.1676369zbMATH Open0544.68029OpenAlexW2041650442MaRDI QIDQ3334071FDOQ3334071
Authors: I. V. Ramakrishnan, Peter J. Varman
Publication date: 1984
Published in: IEEE Transactions on Computers (Search for Journal in Brave)
Full work available at URL: https://doi.org/10.1109/tc.1984.1676369
Recommendations
parallel processingVLSIarray processorsmatrix multiplication algorithm on a linear array of processing elements
Cited In (13)
- Lessa: an array to solve a aet of linear equations
- Title not available (Why is that?)
- Exploiting Linearity of Modular Multiplication
- On high-speed computing with a programmable linear array
- Parallel algorithms and architectures for matrix multiplication
- Title not available (Why is that?)
- A Robust Matrix-Multiplication Array
- Title not available (Why is that?)
- Optimal geometric algorithms for digitized images on fixed-size linear arrays and scan-line arrays
- A modular systolic linear array for gaussian elimination
- An algorithm for multiplication of concatenated matrices
- Charge-mode parallel architecture for vector-matrix multiplication
- Complexity of matrix product on modular linear systolic arrays for algorithms with affine schedules
This page was built for publication: Modular Matrix Multiplication on a Linear Array
Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q3334071)