Preemptive Scheduling of a Multiprocessor System with Memories to Minimize Maximum Lateness

From MaRDI portal
Publication:3340134

DOI10.1137/0213043zbMATH Open0548.68027OpenAlexW2022975943MaRDI QIDQ3340134FDOQ3340134

Sartaj Sahni, Ten H. Lai

Publication date: 1984

Published in: SIAM Journal on Computing (Search for Journal in Brave)

Full work available at URL: https://doi.org/10.1137/0213043






Cited In (4)


Recommendations





This page was built for publication: Preemptive Scheduling of a Multiprocessor System with Memories to Minimize Maximum Lateness

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q3340134)