Preemptive Scheduling of a Multiprocessor System with Memories to Minimize Maximum Lateness
From MaRDI portal
Publication:3340134
DOI10.1137/0213043zbMATH Open0548.68027OpenAlexW2022975943MaRDI QIDQ3340134FDOQ3340134
Publication date: 1984
Published in: SIAM Journal on Computing (Search for Journal in Brave)
Full work available at URL: https://doi.org/10.1137/0213043
Cited In (4)
- Scheduling parallel machines with inclusive processing set restrictions and job release times
- Preemptive scheduling of multiprocessor tasks on the dedicated processor system subject to minimal lateness
- Title not available (Why is that?)
- The maximum gain of increasing the number of preemptions in multiprocessor scheduling
Recommendations
- Title not available (Why is that?) π π
- Preemptive Scheduling of Uniform Processor Systems π π
- Preemptive Scheduling of Parallel Jobs on Multiprocessors π π
- Preemptive scheduling with deadlines on parallel machines π π
- Algorithms for scheduling with integer preemptions on parallel machines to minimize the maximum lateness π π
- Preemptive Scheduling to Minimize Maximum Completion Time on Uniform Processors with Memory Constraints π π
- Preemptive scheduling of multiprocessor tasks on the dedicated processor system subject to minimal lateness π π
- Linear algorithms for preemptive scheduling of multiprocessor tasks subject to minimal lateness π π
- An Approximation Algorithm for Preemptive Scheduling on Parallel-Task Systems π π
- Nearly on-line scheduling of multiprocessor systems with memories π π
This page was built for publication: Preemptive Scheduling of a Multiprocessor System with Memories to Minimize Maximum Lateness
Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q3340134)