Towards a Notion of Unsatisfiable Cores for LTL
From MaRDI portal
Publication:3400917
DOI10.1007/978-3-642-11623-0_7zbMath1274.68203OpenAlexW2171746860MaRDI QIDQ3400917
Publication date: 28 January 2010
Published in: Fundamentals of Software Engineering (Search for Journal in Brave)
Full work available at URL: https://doi.org/10.1007/978-3-642-11623-0_7
Specification and verification (program logics, model checking, etc.) (68Q60) Temporal logic (03B44)
Related Items
Towards a notion of unsatisfiable and unrealizable cores for LTL ⋮ An explicit transition system construction approach to LTL satisfiability checking ⋮ SMT-based scenario verification for hybrid systems ⋮ Minimally Unsatisfiable Boolean Circuits