Invited paper Data rate optimization in synchronous circuits

DOI10.1080/00207218908925438MaRDI QIDQ3479985zbMATHOpenAlexFDO

Authors Jau-Ji Shen, Ferng-Ching Lin

Publication date 1989

Published in International Journal of Electronics (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1080/00207218908925438

zbMATH Keywords

data ratesynchronous circuitclock period

Mathematics Subject Classification ID

Recommendations

• Retiming synchronous circuitry
• Understanding retiming through maximum average-delay cycles
• Implementing and clustering modules with complex delays
• Optimizing two-phase, level-clocked circuitry
• A scheduling strategy for synchronous elastic designs

Cited in

(3)

• A new synchronizer design
• Retiming synchronous circuitry
• A predictive synchronizer for periodic clock domains

This page was built for publication: Invited paper Data rate optimization in synchronous circuits

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q3479985)