A run-time reconfigurable cache architecture

MaRDI QIDQ3601152zbMATH OpenFDO

Authors Fabian Nowak, Rainer Buchty, Wolfgang Karl

Publication date 9 February 2009

zbMATH Keywords

cache hardware infrastructurecache performance analysis

Mathematics Subject Classification ID

Performance evaluation, queueing, and scheduling in the context of computer systems (68M20) Computer system organization (68M99)

Recommendations

• Performance advantage of reconfigurable cache design on multicore processor systems
• scientific article; zbMATH DE number 1940299
• scientific article; zbMATH DE number 1844645
• Hyperreconfigurable systems. Formal concepts, architectures, and applications.
• Tuning of cache ways and Voltage for low-energy embedded system platforms

Cited in

(4)

• scientific article; zbMATH DE number 1955821 (Why is no real title available?)
• scientific article; zbMATH DE number 1844645 (Why is no real title available?)
• scientific article; zbMATH DE number 1940299 (Why is no real title available?)
• Performance advantage of reconfigurable cache design on multicore processor systems

This page was built for publication: A run-time reconfigurable cache architecture

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q3601152)