Configuration caching and swapping

DOI10.1007/3-540-44687-7_20MaRDI QIDQ4786109zbMATH OpenFDO

Authors Suraj Sudhir, Suman Kumar Nath, Seth Copen Goldstein

Publication date 12 December 2002

Published in Lecture Notes in Computer Science (Search for Journal in Brave)

Full work available at URL http://link.springer.de/link/service/series/0558/bibs/2147/21470192

Mathematics Subject Classification ID

Mathematical problems of computer architecture (68M07) Computing methodologies and applications (68U99)

Recommendations

• Dynamic reconfiguration architectures for multi-context FPGAs
• Interprocedural compiler optimization for partial run-time reconfiguration
• A new compression based approach for reconfiguration overhead reduction in virtex based RTR systems
• A run-time reconfigurable cache architecture
• A quantitative understanding of the performance of reconfigurable coprocessors

Cited in

(3)

• A new compression based approach for reconfiguration overhead reduction in virtex based RTR systems
• A run-time reconfigurable cache architecture
• Using a swap instruction to coalesce loads and stores

This page was built for publication: Configuration caching and swapping

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q4786109)