scientific article; zbMATH DE number 3968510

MaRDI QIDQ3735635zbMATH OpenFDO

Authors Jurgen Annevelink

Publication date 1986

zbMATH Keywords

CAD method for algorithmic design of highly parallel signal processorshierarchical and recursive mapping from algorithms to VLSI array hardwareHierarchical Interactive Flowgraph IntegrationHIFI

Mathematics Subject Classification ID

Graph theory (including graph drawing) in computer science (68R10) Applications of graph theory to circuits and networks (94C15) Algorithms in computer science (68W99)

Recommendations

• scientific article; zbMATH DE number 41773
• On the design of some systolic algorithms
• scientific article; zbMATH DE number 3871202
• Automatic design and partitioning of systolic/wavefront arrays for VLSI
• A hierarchical design methodology for full-search block matching motion estimation

Cited in

(5)

• Automatic design and partitioning of systolic/wavefront arrays for VLSI
• VLSI Design Methodology for Edge-Preserving Image Reconstruction
• scientific article; zbMATH DE number 41773 (Why is no real title available?)
• A hierarchical design methodology for full-search block matching motion estimation
• Designing a digital-signal-processing extension for multipurpose microprocessors

This page was built for publication:

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q3735635)