Properties of Wired Logic

DOI10.1109/TC.1986.5009432zbMATH Open0619.94025OpenAlexW2134426126MaRDI QIDQ3757838FDOQ3757838

Authors: Yahiko Kambayashi 

Publication date: 1986

Published in: IEEE Transactions on Computers (Search for Journal in Brave)

Full work available at URL: https://doi.org/10.1109/tc.1986.5009432

Recommendations

• Logic Networks with a Minimum Number of NOR(NAND) Gates for Parity Functions of n Variables
• On the synthesis of NAND or NOR networks having multi-level
• scientific article; zbMATH DE number 30276
• Results of the Synthesis of Optimal Networks of AND and OR Gates for Four-Variable Switching Functions
• Multilevel Logical Networks

zbMATH Keywords

integer programminglogic designNOR gateoptimum networkwired logicwired-ANDwired-OR

Mathematics Subject Classification ID

Cited In (1)

• Correct Hardware Design and Verification Methods

This page was built for publication: Properties of Wired Logic

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q3757838)