scientific article; zbMATH DE number 51718

MaRDI QIDQ4002108zbMATH OpenFDO

Authors

Publication date 23 January 1993

zbMATH Keywords

Computer hardwaredescription languagesfunctional blocksIFIP WG 10.2logic circuit behaviorlogic circuit structureMarseille (France)ProceedingssimulationSymposiumsynthesistestingverificationVLSI design

Mathematics Subject Classification ID

Proceedings, conferences, collections, etc. pertaining to computer science (68-06) Mathematical problems of computer architecture (68M07)

Recommendations

• scientific article; zbMATH DE number 107991
• System-on-chip methodologies \& design languages. 3rd international conference, FDL 2000, Tübingen, Germany, 2000
• scientific article; zbMATH DE number 486433

Cited in

(17)

• System-on-chip methodologies \& design languages. 3rd international conference, FDL 2000, Tübingen, Germany, 2000
• Synthesis of systems specified as interacting VHDL processes
• scientific article; zbMATH DE number 4205966 (Why is no real title available?)
• scientific article; zbMATH DE number 4205967 (Why is no real title available?)
• scientific article; zbMATH DE number 53622 (Why is no real title available?)
• scientific article; zbMATH DE number 107991 (Why is no real title available?)
• scientific article; zbMATH DE number 139806 (Why is no real title available?)
• scientific article; zbMATH DE number 1216242 (Why is no real title available?)
• scientific article; zbMATH DE number 1241510 (Why is no real title available?)
• scientific article; zbMATH DE number 1285307 (Why is no real title available?)
• scientific article; zbMATH DE number 486433 (Why is no real title available?)
• Relating Event and Trace Semantics of Hardware Description Languages
• scientific article; zbMATH DE number 1948412 (Why is no real title available?)
• VHDL Simulation: A Flexible Approach to Verification and Performance Analysis of Communication Protocols
• scientific article; zbMATH DE number 1751929 (Why is no real title available?)
• scientific article; zbMATH DE number 868112 (Why is no real title available?)
• Cycle-based algorithm used to accelerate VHDL simulation

This page was built for publication:

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q4002108)