Publication:4040310
From MaRDI portal
zbMath0699.94016MaRDI QIDQ4040310
No author found.
Publication date: 5 June 1993
combinatorial optimization; simulated annealing; design automation; channel routing; placement; floorplan design; design of VLSI circuits; Gate Matrix layout; logic array optimization; Programmable Logic Array folding
94C99: Circuits, networks
Related Items
Global optimization of statistical functions with simulated annealing, Mathematical methods for physical layout of printed circuit boards: an overview, Guillotineable bin packing: A genetic approach, Global optimization by multilevel search, Placement by thermodynamic simulated annealing, Simulated annealing with extended neighbourhood, Simulated annealing: An initial application in econometrics