scientific article; zbMATH DE number 978906

zbMATH Open0876.94056MaRDI QIDQ4332902FDOQ4332902

Authors: Timothy Kam, Tiziano Villa, Robert K. Brayton, Alberto L. Sangiovanni-Vincentelli 

Publication date: 17 February 1997

Title of this publication is not available (Why is that?)

Recommendations

• scientific article; zbMATH DE number 1014082
• Complex minimization method for finite state machines implemented on programmable logic devices
• Logic synthesis for VLSI-based combined finite state machines. Synthesis targeting ASICs, CPLDs and FPGAs
• Logic synthesis for finite state machines based on linear chains of states. Foundations, recent developments and challenges
• Minimization of incompletely specified Mealy finite-state machines by merging two internal states

zbMATH Keywords

finite state machinesfunctional optimizationstate minimizationmulti-valued decision diagrams

Mathematics Subject Classification ID

Research exposition (monographs, survey articles) pertaining to computer science (68-02) Research exposition (monographs, survey articles) pertaining to information and communication theory (94-02)

Cited In (17)

• Title not available (Why is that?)
• Local encoding transformations for optimizing OBDD-representations of finite state machines
• Matrix approach to simplification of finite state machines using semi-tensor product of matrices
• The realization of finite state machines by decomposition and the principal lattice of partitions of a submodular function.
• Automated assumption generation for compositional verification
• Synthesis of autosymmetric functions in a new three-level form
• A heuristic algorithm for the minimization of incompletely specified finite state machines
• Improving characteristics of LUT-based mealy FSMs
• On the complexity of existence of homing sequences for nondeterministic finite state machines
• Title not available (Why is that?)
• Using logic to solve the submodule construction problem
• Active learning of nondeterministic finite state machines
• On state reduction of incompletely specified finite state machines
• Hardware reduction for LUT-based Mealy FSMs
• Generating FSMs from interworkings
• Logic synthesis for VLSI-based combined finite state machines. Synthesis targeting ASICs, CPLDs and FPGAs
• Improvement of FSM synthesis using the transition matrix representation

This page was built for publication:

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q4332902)