An efficient approach to mapping large anns onto fixed systolic architectures

DOI10.1080/00207169808804655MaRDI QIDQ4380248zbMATH OpenOpenAlexFDO

Authors M. P. Bekakos, O. B. Efremides

Publication date 27 July 1998

Published in International Journal of Computer Mathematics (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1080/00207169808804655

zbMATH Keywords

artificial neural networkssystolic array architectures

Mathematics Subject Classification ID

Computer system organization (68M99) Learning and adaptive systems in artificial intelligence (68T05) Hardware implementations of nonnumerical algorithms (VLSI algorithms, etc.) (68W35)

Recommendations

• Mapping of neural network models onto systolic arrays
• Mapping of neural network models onto two-dimensional processor arrays
• Systolic VLSI and FPGA Realization of Artificial Neural Networks
• Parallel algorithms/architectures for neural networks
• Neural Networks and Systolic Array Design

Cited in

(2)

• Mapping of neural network models onto systolic arrays
• Efficient mapping of ANNs on hypercube massively parallel machines

This page was built for publication: An efficient approach to mapping large anns onto fixed systolic architectures

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q4380248)