Neural Networks and Systolic Array Design

DOI10.1142/4878MaRDI QIDQ4779919zbMATH OpenOpenAlexFDO

Authors

Publication date 29 October 2002

Published in Series in Machine Perception and Artificial Intelligence (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1142/4878

zbMATH Keywords

artificial neural networkssystolic arrayparallel implementationNeural networksSystolic array design

Mathematics Subject Classification ID

Learning and adaptive systems in artificial intelligence (68T05) Collections of articles of miscellaneous specific interest (00B15) Proceedings, conferences, collections, etc. pertaining to computer science (68-06)

Recommendations

• Parallel algorithms/architectures for neural networks
• On the systolic implementation of associative memory artificial neural networks
• Systolic VLSI and FPGA Realization of Artificial Neural Networks
• Mapping of neural network models onto systolic arrays
• scientific article; zbMATH DE number 1259204

Cited in

(10)

• A coprocessor architecture for fast protein structure prediction
• Neural network-based design approach for submicron MOS integrated circuits
• scientific article; zbMATH DE number 4074490 (Why is no real title available?)
• scientific article; zbMATH DE number 278845 (Why is no real title available?)
• Mapping of neural network models onto systolic arrays
• scientific article; zbMATH DE number 1748478 (Why is no real title available?)
• scientific article; zbMATH DE number 1748488 (Why is no real title available?)
• A VLSI systolic architecture for solving DBT-transformed fuzzy clustering problems of arbitrary size
• scientific article; zbMATH DE number 1728660 (Why is no real title available?)
• Systolic VLSI and FPGA Realization of Artificial Neural Networks

This page was built for publication: Neural Networks and Systolic Array Design

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q4779919)