An Efficient Partial-Sum Network Architecture for Semi-Parallel Polar Codes Decoder Implementation

DOI10.1109/TSP.2014.2319773MaRDI QIDQ4579265zbMATH OpenFDO

Authors Youzhe Fan, Chi-Ying Tsui

Publication date 22 August 2018

Published in IEEE Transactions on Signal Processing (Search for Journal in Brave)

Mathematics Subject Classification ID

Parallel numerical computation (65Y05) Signal theory (characterization, reconstruction, filtering, etc.) (94A12) Source coding (94A29) Decoding (94B35)

Recommendations

• Efficient Partial-Sum Network Architectures for List Successive-Cancellation Decoding of Polar Codes
• A Semi-Parallel Successive-Cancellation Decoder for Polar Codes
• A Scalable Successive-Cancellation Decoder for Polar Codes
• Efficient Partial-Parallel Decoder Architecture for Quasi-Cyclic Nonbinary LDPC Codes
• A Network-Efficient Nonbinary QC-LDPC Decoder Architecture
• Fast and Flexible Successive-Cancellation List Decoders for Polar Codes
• Low-Latency Sequential and Overlapped Architectures for Successive Cancellation Polar Decoder
• Jointly Designed Architecture-Aware LDPC Convolutional Codes and High-Throughput Parallel Encoders/Decoders
• A High-Throughput Energy-Efficient Implementation of Successive Cancellation Decoder for Polar Codes Using Combinational Logic

Cited in

(2)

• Recursive descriptions of polar codes
• A Semi-Parallel Successive-Cancellation Decoder for Polar Codes

This page was built for publication: An Efficient Partial-Sum Network Architecture for Semi-Parallel Polar Codes Decoder Implementation

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q4579265)