scientific article; zbMATH DE number 6930419

MaRDI QIDQ4583743zbMATH OpenFDO

Authors Elena Dubrova, Shohreh Sharif Mansouri

Publication date 3 September 2018

Full work available at URL http://www.oldcitypublishing.com/journals/mvlsc-home/mvlsc-issue-contents/mvlsc-volume-21-number-5-6-2013/mvlsc-21-5-6-p-561-574/

zbMATH Keywords

BDDCRCLFSRtransition relation

Mathematics Subject Classification ID

Cryptography (94A60)

Recommendations

• Multiple-Bit Parity-Based Concurrent Fault Detection Architecture for Parallel CRC Computation
• Parallel implementation of \textsf{BDD} enumeration for \textsf{LWE}
• Application of LFSRs for Parallel Sequence Generation in Cryptologic Algorithms
• Parallelization of Context-Based Adaptive Binary Arithmetic Coders
• Efficient Partial-Parallel Decoder Architecture for Quasi-Cyclic Nonbinary LDPC Codes
• An Efficient Parallel Architecture for Implementing LST Decoding in MIMO Systems
• Bit-parallel coprocessor for standard ECC-GF(2ᵐ) on FPGA

Cited in

(3)

• Multiple-Bit Parity-Based Concurrent Fault Detection Architecture for Parallel CRC Computation
• Compression of Three-State Data Serial Streams by Means of a Parallel LFSR Signature Analyzer
• Speeding up CRC32C computations with intel CRC32 instruction

This page was built for publication:

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q4583743)