Low-Transition Test Pattern Generation for BIST-Based Applications

DOI10.1109/TC.2007.70794zbMATH Open1373.68031MaRDI QIDQ4589549FDOQ4589549

Mohammad Tehranipoor, Nisar Ahmed, Mehrdad Nourani

Publication date: 10 November 2017

Published in: IEEE Transactions on Computers (Search for Journal in Brave)

Mathematics Subject Classification ID

Fault detection; testing in circuits and networks (94C12) Mathematical problems of computer architecture (68M07)

   Recommendations

• BIST test pattern generators for two-pattern testing-theory and design algorithms 👍 👎
• High level synthesis for loop-based BIST 👍 👎
• A New and Fast Approach to Very Large Scale Integrated Sequential Circuit Test Generation 👍 👎
• Computational analysis of counter-based schemes for VLSI test pattern generation 👍 👎
• BIST for systems-on-a-chip 👍 👎

This page was built for publication: Low-Transition Test Pattern Generation for BIST-Based Applications

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q4589549)