A New and Fast Approach to Very Large Scale Integrated Sequential Circuit Test Generation
From MaRDI portal
Publication:4384085
Recommendations
- Sequential test generators: past, present and future
- Verification Testing—A Pseudoexhaustive Test Technique
- INCREDYBLE: A new search strategy for design automation problems with applications to testing
- Test generation of the digital circuits based on the genetic algorithms
- A parallel system for test pattern generation
Cited in
(13)- Low-Transition Test Pattern Generation for BIST-Based Applications
- INCREDYBLE: A new search strategy for design automation problems with applications to testing
- On the role of hardware reset in synchronous sequential circuit test generation
- A sweeping line approach to interconnect testing
- Test generation with dynamic probe points in high observability testing environment
- scientific article; zbMATH DE number 2087284 (Why is no real title available?)
- Computational analysis of counter-based schemes for VLSI test pattern generation
- scientific article; zbMATH DE number 3972795 (Why is no real title available?)
- scientific article; zbMATH DE number 3987203 (Why is no real title available?)
- Maxx: Test pattern optimisation with local search over an extended logic
- Verification Testing—A Pseudoexhaustive Test Technique
- Fast test generation for m-logic combinational circuits
- The test generation of digital sequental circuits with the multiple observation time strategy
This page was built for publication: A New and Fast Approach to Very Large Scale Integrated Sequential Circuit Test Generation
Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q4384085)