Fast test generation for m-logic combinational circuits

DOI10.1080/00207218908925363MaRDI QIDQ3481653zbMATH OpenOpenAlexFDO

Authors Iwan Georgiew Tabakow

Publication date 1989

Published in International Journal of Electronics (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1080/00207218908925363

zbMATH Keywords

fast test generation algorithmM-differencem-logic combinational circuits

Mathematics Subject Classification ID

Fault detection; testing in circuits and networks (94C12)

Recommendations

• scientific article; zbMATH DE number 3987203
• A New and Fast Approach to Very Large Scale Integrated Sequential Circuit Test Generation
• A new class of sequential circuits with combinational test generation complexity
• scientific article; zbMATH DE number 4059296
• Synthesizing testable combinational circuits
• Complete test-set generation for bridging faults in combinational-logic circuits

Cited in

(3)

• scientific article; zbMATH DE number 3900680 (Why is no real title available?)
• Test generation for iterative logic arrays based on an N-cube of cell states model
• scientific article; zbMATH DE number 3987203 (Why is no real title available?)

This page was built for publication: Fast test generation for m-logic combinational circuits

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q3481653)