scientific article; zbMATH DE number 3972795
From MaRDI portal
Publication:3739059
Recommendations
- Synthesizing testable combinational circuits
- scientific article; zbMATH DE number 3987203
- Testing CMOS combinational iterative logic arrays for realistic faults
- A new class of sequential circuits with combinational test generation complexity
- Forecasting the efficiency of test generation algorithms for combinational circuits
- A New and Fast Approach to Very Large Scale Integrated Sequential Circuit Test Generation
- Vector sets for exhaustive testing of logic circuits
- Complete test-set generation for bridging faults in combinational-logic circuits
- On the testability of iterative logic arrays
Cited in
(6)- Easy test generation PLAs
- A graph partitioning heuristic for the parallel pseudo-exhaustive logical test of VLSI combinational circuits
- Why RTL ATPG?
- Graph partitioning applied to the logic testing of combinational circuits
- scientific article; zbMATH DE number 4010401 (Why is no real title available?)
- Exhaustive testing of almost all devices with outputs depending on limited number of inputs
This page was built for publication:
Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q3739059)
