Trace-based schedulability analysis to enhance passive side-channel attack resilience of embedded software
DOI10.1016/J.IPL.2014.09.030zbMATH Open1302.68085OpenAlexW2053919488WikidataQ57717460 ScholiaQ57717460MaRDI QIDQ477664FDOQ477664
Authors: Giovanni Agosta, Alessandro Barenghi, Gerardo Pelosi, Michele Scandale
Publication date: 9 December 2014
Published in: Information Processing Letters (Search for Journal in Brave)
Full work available at URL: https://doi.org/10.1016/j.ipl.2014.09.030
Recommendations
- The schedulability of AES as a countermeasure against side channel attacks
- Synthesis of masking countermeasures against side channel attacks
- Custom instruction support for modular defense against side-channel and fault attacks
- Security evaluation against side-channel analysis at compilation time
- Impact of S-boxes size upon side channel resistance and block cipher design
Cryptography (94A60) Mathematical aspects of software engineering (specification, verification, metrics, requirements, etc.) (68N30)
Cites Work
Cited In (5)
- Custom instruction support for modular defense against side-channel and fault attacks
- Integrating side channel security in the FPGA hardware design flow
- Information Security and Cryptology - ICISC 2005
- An Efficient Method for Random Delay Generation in Embedded Software
- The schedulability of AES as a countermeasure against side channel attacks
Uses Software
This page was built for publication: Trace-based schedulability analysis to enhance passive side-channel attack resilience of embedded software
Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q477664)