scientific article; zbMATH DE number 1904861

zbMATH Open1009.68502MaRDI QIDQ4806098FDOQ4806098

E. I. Milovanović, M. D. Mihajlović, Igor Ž. Milovanović, I. Z. Milentijević

Publication date: 5 May 2003

Title of this publication is not available (Why is that?)

zbMATH Keywords

VLSI technologyfault-tolerant processor

Mathematics Subject Classification ID

Mathematical problems of computer architecture (68M07) Numerical algorithms for specific classes of architectures (65Y10) Hardware implementations of nonnumerical algorithms (VLSI algorithms, etc.) (68W35)

Cited In (6)

• A fault-tolerant CEQRNS processing element for linear systolic array DSP applications
• On mapping algorithms to linear and fault-tolerant systolic arrays
• Title not available (Why is that?)
• Title not available (Why is that?)
• Algorithm based fault tolerant synthesis for linear operations
• Mapping matrix multiplication algorithm onto fault-tolerant systolic array

   Recommendations

• Title not available (Why is that?) 👍 👎
• A class of fault-tolerant systolic arrays for matrix multiplication 👍 👎
• Fault-tolerant linear systolic arrays for matrix-vector multiplication 👍 👎
• Mapping matrix multiplication algorithm onto fault-tolerant systolic array 👍 👎
• Fault-tolerant matrix triangularizations on systolic arrays 👍 👎
• On mapping algorithms to linear and fault-tolerant systolic arrays 👍 👎
• Algorithm-Based Fault Tolerance for Matrix Operations 👍 👎
• Algorithmic fault tolerance for matrix operations on triangular arrays 👍 👎
• Approach for implementing fault tolerant systolic arrays 👍 👎

This page was built for publication:

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q4806098)