scientific article; zbMATH DE number 791802

MaRDI QIDQ4845010zbMATH OpenFDO

Authors William K. C. Lam, Robert K. Brayton

Publication date 30 August 1995

zbMATH Keywords

timing analysiscircuit designhigh performance VLSI systemsperformance verification of systemstimed Boolean functions

Mathematics Subject Classification ID

Research exposition (monographs, survey articles) pertaining to computer science (68-02) Hardware implementations of nonnumerical algorithms (VLSI algorithms, etc.) (68W35)

Recommendations

• Constructive Boolean circuits and the exactness of timed ternary simulation
• A timing refinement of intuitionistic proofs and its application to the timing analysis of combinational circuits
• scientific article; zbMATH DE number 2112985
• On specifications and proofs of timed circuits
• scientific article; zbMATH DE number 4005596
• Timing diagrams: Formalization and algorithmic verification
• Unbounded, fully symbolic model checking of timed automata using Boolean methods.
• scientific article; zbMATH DE number 1738290

Cited in

(9)

• scientific article; zbMATH DE number 3924682 (Why is no real title available?)
• scientific article; zbMATH DE number 2090126 (Why is no real title available?)
• scientific article; zbMATH DE number 778229 (Why is no real title available?)
• Boolean process
• scientific article; zbMATH DE number 2111136 (Why is no real title available?)
• scientific article; zbMATH DE number 51958 (Why is no real title available?)
• Timing conditions for linearizability in uniform counting networks
• Constructive Boolean circuits and the exactness of timed ternary simulation
• An analytical delay model

This page was built for publication:

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q4845010)