scientific article; zbMATH DE number 811541

MaRDI QIDQ4852540zbMATH OpenFDO

Authors Rajeev Murgai, Robert K. Brayton, Alberto L. Sangiovanni-Vincentelli

Publication date 31 October 1995

zbMATH Keywords

combinational logicfield-programmable gate arrayslook up tables

Mathematics Subject Classification ID

Research exposition (monographs, survey articles) pertaining to computer science (68-02) Computer system organization (68M99) Hardware implementations of nonnumerical algorithms (VLSI algorithms, etc.) (68W35) Digital control/observation systems (93C62) Applications of design theory to circuits and networks (94C30)

Recommendations

• scientific article; zbMATH DE number 107990
• scientific article; zbMATH DE number 522438
• Finite state machine logic synthesis for complex programmable logic devices
• Functional decomposition with application to FPGA synthesis
• scientific article; zbMATH DE number 1294428

Cited in

(22)

• Generation of symbolic layout in one-dimensional logic array
• Logic synthesis for finite state machines based on linear chains of states. Foundations, recent developments and challenges
• Reliable synthesis of logic circuits
• Field-programmable logic and applications. 5th International Workshop, FPL'95, Oxford, United Kingdom, August 29-September 1, 1995. Proceedings
• Finite state machine logic synthesis for complex programmable logic devices
• Synthesis of random register logic in programmable logic devices
• Functional decomposition with application to FPGA synthesis
• 5 Logic Synthesis Method of Digital Circuits Designed for Implementation with Embedded Memory Blocks of FPGAs
• On clustering without replication in combinatorial circuits
• A Logic Programming Framework for Combinational Circuit Synthesis
• scientific article; zbMATH DE number 1188118 (Why is no real title available?)
• scientific article; zbMATH DE number 107990 (Why is no real title available?)
• scientific article; zbMATH DE number 522438 (Why is no real title available?)
• On nominal delay minimization in LUT-based FPGA technology mapping
• Simultaneous area and delay minimum K-LUT mapping for K-exact networks
• scientific article; zbMATH DE number 1941065 (Why is no real title available?)
• Advanced logic synthesis
• scientific article; zbMATH DE number 910731 (Why is no real title available?)
• Path delay and multiple stuck-at fault test design for circuits derived from irredundant systems with factorized synthesis method
• Logic Gates, Circuits, Processors, Compilers and Computers
• Logic Synthesis for Switching Lattices
• scientific article; zbMATH DE number 3351431 (Why is no real title available?)

This page was built for publication:

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q4852540)