scientific article; zbMATH DE number 1294428
This book covers theory for analysis and design of logic networks and assumes the reader has knowledge of introductory material in digital networks. Approximately onehalf of the material is graduate level and the remaining part is suitable for advanced undergraduate courses. Chapter 1 contains a brief introduction to sets and Chapter 2 introduces algebraic systems. Some topics on logic elements and functions are discussed in Chapter 3. Chapter 4 contains two methods to simplify AND-OR two level logic networks and Chapter 5 contains selected properties of various logic functions. Sequential networks are introduced in Chapter 6 and optimization of sequential networks is discussed in Chapter 7. Delay in logic networks is covered in Chapter 8. The remaining part of the book treats advanced topics. In particular, multi-valued input, two-valued output functions are studied in Chapter 9 and some heuristic minimization programs are introduced in Chapter 10. In Chapter 11, multi-level logic network synthesis is studied. Logic network design using modules is considered in Chapter 12 and in Chapter 13, logic network design using EXOR gates is discussed. There are exercises and brief bibliographical notes at the end of each chapter. A brief history of switching theory is given in an appendix and an extensive list of references appears at the end of the bock.
- Uncovering deterministic causal structures: a Boolean approach
- Matrix and combinatorics solutions of Boolean differential equations
- Global view on reactivity: switch graphs and their logics
- Upper bounds on the multiplicative complexity of symmetric Boolean functions
- Bi-decomposition of multi-valued logical functions and its applications
- Minimizing ESCT forms for two-variable multiple-valued input binary output functions
- CDCL-Based Abstract State Transition System for Coherent Logic
- Switching theory. Insight through predicate logic
- Drill and join: a method for exact inductive program synthesis
- New data structures and algorithms for logic synthesis and verification
- Simulation and Implication Using a Transfer Function Model for Switching Logic
- Synthesis of multilevel Boolean networks
- scientific article; zbMATH DE number 3871193 (Why is no real title available?)
- Redundancy and Don't Cares in Logic Synthesis
- scientific article; zbMATH DE number 3880596 (Why is no real title available?)
- On the properties of directed switching networks
- Compact DSOP and partial DSOP forms
- scientific article; zbMATH DE number 3503129 (Why is no real title available?)
- scientific article; zbMATH DE number 3557674 (Why is no real title available?)
- Results of the Synthesis of Optimal Networks of AND and OR Gates for Four-Variable Switching Functions
- scientific article; zbMATH DE number 1201684 (Why is no real title available?)
- scientific article; zbMATH DE number 1033831 (Why is no real title available?)
- Advanced logic synthesis
- A generalized if-then-else operator for the representation of multi-output functions
- scientific article; zbMATH DE number 811541 (Why is no real title available?)
- scientific article; zbMATH DE number 918600 (Why is no real title available?)
- Logic Synthesis for Switching Lattices
- scientific article; zbMATH DE number 273668 (Why is no real title available?)
- Switching and Finite Automata Theory
- Comparative study of serial and parallel heuristics used to design combinational logic circuits
- scientific article; zbMATH DE number 3248547 (Why is no real title available?)
- scientific article; zbMATH DE number 3309214 (Why is no real title available?)
- Logic Circuit Design
- Literal Selection in Switching Lattice Design
- The landscape of computing symmetric n-variable functions with 2n cards
- Classification functions for machine learning and data mining: recent results
- Balance-based cryptography: physically computing any Boolean function
- Synthesis of autosymmetric functions in a new three-level form
This page was built for publication:
Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q4246565)