Radix-8 Booth Encoded Modulo 2 ^{n} -1 Multipliers With Adaptive Delay for High Dynamic Range Residue Number System

DOI10.1109/TCSI.2010.2092133MaRDI QIDQ5010602zbMATH OpenOpenAlexFDO

Authors Ramya Muralidharan, Chip-Hong Chang

Publication date 26 August 2021

Published in IEEE Transactions on Circuits and Systems I: Regular Papers (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1109/tcsi.2010.2092133

Mathematics Subject Classification ID

Cryptography (94A60) Algebraic coding theory; cryptography (number-theoretic aspects) (11T71)

Cited in

(4)

• Circuit level realization of low latency radix-4 Booth scheme for parallel multipliers
• Highly parallel modular multiplier for elliptic curve cryptography in residue number system
• Residue-to-binary conversion for general moduli sets based on approximate Chinese remainder theorem
• Method for designing efficient mixed radix multipliers

This page was built for publication: Radix-8 Booth Encoded Modulo $2 ^{n} -1$ Multipliers With Adaptive Delay for High Dynamic Range Residue Number System

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q5010602)