Reconciling (d+1) masking in hardware and software
From MaRDI portal
Publication:5114630
DOI10.1007/978-3-319-66787-4_6zbMATH Open1450.94035OpenAlexW2591961801MaRDI QIDQ5114630FDOQ5114630
Publication date: 24 June 2020
Published in: Lecture Notes in Computer Science (Search for Journal in Brave)
Full work available at URL: https://doi.org/10.1007/978-3-319-66787-4_6
Recommendations
Cited In (12)
- Correlation power analysis and higher-order masking implementation of WAGE
- Secure and efficient software masking on superscalar pipelined processors
- Protecting Triple-DES Against DPA
- \textsc{SCInfer}: refinement-based verification of software countermeasures against side-channel attacks
- Proving SIFA protection of masked redundant circuits
- \textsc{Ascon} v1.2: lightweight authenticated encryption and hashing
- CAPABARA: a combined attack on CAPA
- Leakage resilient value comparison with application to message authentication
- Techniques for Random Masking in Hardware
- A First-Order SCA Resistant AES Without Fresh Randomness
- Divided we stand, united we fall: security analysis of some SCA+SIFA countermeasures against SCA-enhanced fault template attacks
- Automated verification of correctness for masked arithmetic programs
This page was built for publication: Reconciling \((d+1)\) masking in hardware and software
Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q5114630)