Efficient circuit design of reversible square

DOI10.1007/978-3-662-54563-8_2MaRDI QIDQ5215922zbMATHOpenAlexFDO

Authors H. V. Jayashree, Himanshu Thapliyal, Vinod K. Agrawal

Publication date 13 February 2020

Published in Transactions on Computational Science XXIX (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1007/978-3-662-54563-8_2

zbMATH Keywords

reversible circuitancilla inputsgarbageless square

Mathematics Subject Classification ID

Mathematical problems of computer architecture (68M07)

Recommendations

• Designing of parity preserving reversible Vedic multiplier
• Design of quantum cost efficient reversible multiplier using Reed-Muller expressions
• A new design of a low-power reversible vedic multiplier
• Constructive reversible logic synthesis for Boolean functions with special properties
• Optimization approaches for designing quantum reversible arithmetic logic unit

Cited in

(3)

• scientific article; zbMATH DE number 3875297 (Why is no real title available?)
• More efficient universal circuit constructions
• Towards VHDL-based design of reversible circuits. Work in progress report

This page was built for publication: Efficient circuit design of reversible square

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q5215922)