Designing of parity preserving reversible Vedic multiplier
From MaRDI portal
Publication:2239697
Recommendations
Cites work
- Binary-decision-diagram-based decomposition of Boolean functions into reversible logic elements
- Conservative logic
- Effective designs of reversible Vedic multiplier
- Irreversibility and Heat Generation in the Computing Process
- Logical Reversibility of Computation
- On universality of general reversible multiple-valued logic gates
Cited in
(10)- Design of quantum cost efficient reversible multiplier using Reed-Muller expressions
- Effective designs of reversible Vedic multiplier
- On design of parity preserving reversible adder circuits
- An efficient design for reversible Wallace unsigned multiplier
- Optimized parity preserving quantum reversible full adder/subtractor
- Novel reversible fault tolerant error coding and detection circuits
- Novel parity-preserving designs of reversible 4-bit comparator
- Novel designs of nanometric parity preserving reversible compressor
- A new design of a low-power reversible vedic multiplier
- Efficient circuit design of reversible square
This page was built for publication: Designing of parity preserving reversible Vedic multiplier
Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q2239697)