Novel parity-preserving designs of reversible 4-bit comparator
From MaRDI portal
Publication:461832
DOI10.1007/S10773-013-1904-9zbMATH Open1297.81055OpenAlexW1979741820MaRDI QIDQ461832FDOQ461832
Authors: Xue-mei Qi, Fu-long Chen, Hong Tao Wang, Yun-xiang Sun, Liang-min Guo
Publication date: 15 October 2014
Published in: International Journal of Theoretical Physics (Search for Journal in Brave)
Full work available at URL: https://doi.org/10.1007/s10773-013-1904-9
Recommendations
- Optimization approaches for designing a novel 4-bit reversible comparator
- On design of parity preserving reversible adder circuits
- Designing parity preserving reversible circuits
- Design of new reversible quaternary flip-flops
- Efficient algorithms for optimal 4-bit reversible logic system synthesis
- Designing of parity preserving reversible Vedic multiplier
- A Study of Optimal 4-Bit Reversible Toffoli Circuits and Their Synthesis
- Optimal 4-bit reversible mixed-polarity Toffoli circuits
Cites Work
Cited In (7)
- Optimized parity preserving quantum reversible full adder/subtractor
- Novel reversible fault tolerant error coding and detection circuits
- Novel designs of nanometric parity preserving reversible compressor
- Designing parity preserving reversible circuits
- Optimization approaches for designing a novel 4-bit reversible comparator
- On design of parity preserving reversible adder circuits
- Novel designs of quantum reversible counters
This page was built for publication: Novel parity-preserving designs of reversible 4-bit comparator
Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q461832)