Design of quantum cost efficient reversible multiplier using Reed-Muller expressions

DOI10.1504/IJCSM.2016.077861MaRDI QIDQ2224090zbMATH OpenOpenAlexFDO

Authors Yanyan Li

Publication date 3 February 2021

Published in International Journal of Computing Science and Mathematics (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1504/ijcsm.2016.077861

zbMATH Keywords

simulationquantum costconstant inputsgarbage outputsnegative daviopositive davioReed-Muller expressionsreversible logic designreversible logic gatesreversible multipliers

Mathematics Subject Classification ID

Quantum coding (general) (81P70) Linear codes (general theory) (94B05)

Recommendations

• A new design of a low-power reversible vedic multiplier
• An efficient design for reversible Wallace unsigned multiplier
• Effective designs of reversible Vedic multiplier
• Designing of parity preserving reversible Vedic multiplier
• Towards designing quantum reversible ternary multipliers

Cited in

(10)

• Strength of the reversible, garbage-free \(2^{k } \pm 1\) multiplier
• Quantum reversible circuits for \(\mathrm{GF}(2^8)\) multiplication based on composite field arithmetic operations
• An efficient design for reversible Wallace unsigned multiplier
• Effective designs of reversible Vedic multiplier
• Efficient circuit design of reversible square
• Towards designing quantum reversible ternary multipliers
• Garbage-free reversible multiplication and division
• A new design of a low-power reversible vedic multiplier
• Design of BCD to Excess-3 code converter circuit with optimized quantum cost, garbage output and constant input using reversible gate
• A fault-tolerant and scalable column-wise reversible quantum multiplier with a reduced size

This page was built for publication: Design of quantum cost efficient reversible multiplier using Reed-Muller expressions

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q2224090)