Design of quantum cost efficient reversible multiplier using Reed-Muller expressions
Summary: Reversible logic design is one of the emerging trends in recent years as it is good for low power design. A good number of design methods for reversible multipliers were proposed earlier. In this paper, two bit reversible multiplier was designed using Reed-Muller expressions, and this new reversible multiplier was used to design 4-bit reversible multiplier. The results save 16.9\% of quantum cost (QC), 38.5\% of garbage outputs (GOs) and 10.7\% of constant inputs (CIs) compared to earlier designs. The simulations are done on Xilinx 10.1 and are presented. The methodology is extended for the design of 8-bit and 16-bit multipliers and the reversible logic metrics were presented for different bit lengths.
- Garbage-free reversible multiplication and division
- Effective designs of reversible Vedic multiplier
- An efficient design for reversible Wallace unsigned multiplier
- Quantum reversible circuits for \(\mathrm{GF}(2^8)\) multiplication based on composite field arithmetic operations
- Towards designing quantum reversible ternary multipliers
- Strength of the reversible, garbage-free \(2^{k } \pm 1\) multiplier
- Design of BCD to Excess-3 code converter circuit with optimized quantum cost, garbage output and constant input using reversible gate
- A new design of a low-power reversible vedic multiplier
- Efficient circuit design of reversible square
- A fault-tolerant and scalable column-wise reversible quantum multiplier with a reduced size
This page was built for publication: Design of quantum cost efficient reversible multiplier using Reed-Muller expressions
Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q2224090)
