An efficient design for reversible Wallace unsigned multiplier
From MaRDI portal
Recommendations
- Design of quantum cost efficient reversible multiplier using Reed-Muller expressions
- A new design of a low-power reversible vedic multiplier
- Effective designs of reversible Vedic multiplier
- Garbage-free reversible multiplication and division
- Designing of parity preserving reversible Vedic multiplier
Cites work
Cited in
(12)- A novel parallel prefix adder for optimized radix-2 FFT processor
- Strength of the reversible, garbage-free \(2^{k } \pm 1\) multiplier
- A novel design of reversible quantum multiplier based on multiple-control Toffoli synthesis
- T-count optimized Wallace tree integer multiplier for quantum computing
- Novel design for reversible arithmetic logic unit
- Effective designs of reversible Vedic multiplier
- scientific article; zbMATH DE number 1950621 (Why is no real title available?)
- Design of quantum cost efficient reversible multiplier using Reed-Muller expressions
- Towards designing quantum reversible ternary multipliers
- Garbage-free reversible multiplication and division
- A new design of a low-power reversible vedic multiplier
- Garbage-free reversible integer multiplication with constants of the form \(2^{k}\pm 2^{l}\pm 1\)
This page was built for publication: An efficient design for reversible Wallace unsigned multiplier
Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q2415318)
