Majority Gate Networks
From MaRDI portal
Publication:5737339
DOI10.1109/PGEC.1964.263829zbMath0124.07907MaRDI QIDQ5737339
Publication date: 1964
Published in: IEEE Transactions on Electronic Computers (Search for Journal in Brave)
Related Items
An easily testable optimal-time VLSI-multiplier, Decomposition of Boolean function and two-realizability, The delay of circuits whose inputs have specified arrival times, The computation of elementary functions in radix \(2^ p\), A class of systolic multiplier units for VLSI technology, Modular multiplication using the core function in the residue number system, Efficient parallel circuits and algorithms for division, Digital equalization for cancellation of noise-like interferences in adaptive spatial filtering, Stability of the 7-3 compressor circuit for Wallace tree. I, Complexity of computation in finite fields, Cost-efficient design of a quantum multiplier-accumulator unit, An efficient design for reversible Wallace unsigned multiplier, Circuit level realization of low latency radix-4 Booth scheme for parallel multipliers, VLSI implementation of area-efficient truncated modified booth multiplier for signal processing applications, Matching Multiplications in Bit-Vector Formulas, Depth-efficient threshold circuits for multiplication and symmetric function computation, Survey on hardware implementation of random number generators on FPGA: theory and experimental analyses, A quantum multiply-accumulator, T-count optimized Wallace tree integer multiplier for quantum computing, Root finding with threshold circuits, Integer linear programming-based bit-level optimization for high-speed FIR decimation filter architectures, An improved parallel algorithm for integer GCD, Real-time arithmetic unit, A novel parallel prefix adder for optimized radix-2 FFT processor, Design and performance analysis of LMS algorithm based adaptive filter embedded with CFAR detector under non-homogeneous clutter scenarios, Verifiable Stream Computation and Arthur--Merlin Communication, Monotone circuits for monotone weighted threshold functions, A consideration of a practical implementation for a new convergence division, Parallel multipliers with NOR gates based on G-minimum adders, A design of fast pipelined modular multiplier based on a diminished-radix algorithm, Shallow circuits and concise formulae for multiple addition and multiplication, Very fast rate 2-input fuzzy processor for high energy physics, A fully parallel algorithm for residue to binary conversion
