Cost-efficient design of a quantum multiplier-accumulator unit

DOI10.1007/s11128-016-1455-0zbMath1373.81132OpenAlexW2561857546MaRDI QIDQ2411575

Hafiz Md. Hasan Babu

Publication date: 24 October 2017

Published in: Quantum Information Processing (Search for Journal in Brave)

Full work available at URL: https://doi.org/10.1007/s11128-016-1455-0

zbMATH Keywords

quantum gatequantum circuitqubitscontrolled-V gate

Mathematics Subject Classification ID

Quantum computation (81P68) Quantum algorithms and complexity in the theory of computing (68Q12)

Related Items (5)

Quantum arithmetic with the quantum Fourier transform ⋮ A fault-tolerant and scalable column-wise reversible quantum multiplier with a reduced size ⋮ T-count optimized Wallace tree integer multiplier for quantum computing ⋮ Quantum watermarking algorithm based on chaotic affine scrambling ⋮ T-count optimized quantum circuit for floating point addition and multiplication

Uses Software

• QCL

Cites Work

• Unnamed Item
• Unnamed Item
• Unnamed Item
• Unnamed Item
• Unnamed Item
• Unnamed Item
• Linear trimmed means for the linear regression with AR(1) errors model
• On figures of merit in reversible and quantum logic designs
• An introduction to Hilbert space and quantum logic
• Quantum information splitting of arbitrary two-qubit state by using four-qubit cluster state and Bell-state
• A quantum multiply-accumulator
• Garbage-Free Reversible Constant Multipliers for Arbitrary Integers
• Quantum computational networks
• A Two's Complement Parallel Array Multiplication Algorithm
• Quantum computations: algorithms and error correction
• Majority Gate Networks

This page was built for publication: Cost-efficient design of a quantum multiplier-accumulator unit