Reversing stealthy dopant-level circuits

DOI10.1007/978-3-662-44709-3_7MaRDI QIDQ5265076zbMATH OpenOpenAlexFDO

Authors Takeshi Sugawara, Daisuke Suzuki, Ryoichi Fujii, Shigeaki Tawa, Ryohei Hori, Mitsuru Shiozaki, Takeshi Fujino

Publication date 21 July 2015

Published in Lecture Notes in Computer Science (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1007/978-3-662-44709-3_7

zbMATH Keywords

Chip reverse engineeringLSI failure analysisPassive voltage contrastStealthy dopant-level trojan

Mathematics Subject Classification ID

Cryptography (94A60)

Recommendations

• The first thorough side-channel hardware Trojan
• A stealthy hardware Trojan based on a statistical fault attack
• scientific article; zbMATH DE number 1979271
• Cryptanalysis of the Double-Feedback XOR-Chain Scheme Proposed in Indocrypt 2013
• Private Circuits II: Keeping Secrets in Tamperable Circuits

Cited in

(5)

• A stealthy hardware Trojan based on a statistical fault attack
• Hardware Trojan detection via rewriting logic
• Acceleration of Spatial Correlation Based Hardware Trojan Detection Using Shared Grids Ratio
• Differential Fault Attack on Grain v1, ACORN v3 and Lizard
• A note on detecting sneak paths in transistor networks

This page was built for publication: Reversing stealthy dopant-level circuits

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q5265076)