Efficient pairings and ECC for embedded systems
From MaRDI portal
Publication:5265085
Recommendations
- Efficient implementation of bilinear pairings on ARM processors
- Designing an ASIP for Cryptographic Pairings over Barreto-Naehrig Curves
- FPGA and ASIC implementations of the \(\eta _T\) pairing in characteristic three
- Hydra: an energy-efficient programmable cryptographic coprocessor supporting elliptic-curve pairings over fields of large characteristics
- Hardware implementation of pairings
Cited in
(10)- Choosing and generating parameters for pairing implementation on BN curves
- Efficient optimal ate pairing at 128-bit security level
- Updating key size estimations for pairings
- DCapBAC: embedding authorization logic into smart things through ECC optimizations
- Hybrid MQ Signature for Embedded Device
- Memory-saving computation of the pairing final exponentiation on BN curves
- Efficient implementation of bilinear pairings on ARM processors
- A new approach to efficient revocable attribute-based anonymous credentials
- An Integrated ECC-MAC Based on RS Code
- scientific article; zbMATH DE number 1878344 (Why is no real title available?)
This page was built for publication: Efficient pairings and ECC for embedded systems
Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q5265085)